

P. O. Box 272400  
Fort Collins, Colorado 80527-2400



ATTORNEY DOCKET NO. 10002300-1  
01-28-01

IN THE  
UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): Clinton M. Ramsey

Confirmation No.:

Application No.: 09/728,135

Examiner: Unknown

Filing Date: Nov. 30, 2000

Group Art Unit:

Title: METHOD AND APPARATUS FOR ENCODING AND GENERATING TRANSACTION-BASED  
STIMULUS FOR SIMULATION OF VLSI CIRCUITS

COMMISSIONER FOR PATENTS  
Washington, D.C. 20231

RECEIVED

JAN 08 2002

INFORMATION DISCLOSURE STATEMENT

Technology Center 2100

Sir:

This Information Disclosure Statement is submitted:

- (X) under 37 CFR 1.97(b), or  
(Within three months of filing national application; or date of entry of national application; or before mailing date of first office action on the merits; whichever occurs last)
- ( ) under 37 CFR 1.97 (c) together with either a:
  - ( ) Statement under 37 CFR 1.97(e), or
  - ( ) a \$180.00 fee under 37 CFR 1.17(p), or  
(After the CFR 1.97 (b) time period, but before final action or notice of allowance, whichever occurs first)
- ( ) under 37 CFR 1.97 (d) together with a:
  - ( ) Statement under 37 CFR 1.97(e), and
  - ( ) a petition under 37 CFR 1.97(d)(2), and
  - ( ) a \$180.00 petition fee set forth in 37 CFR 1.17(p).  
(Filed after final action or notice of allowance, whichever occurs first, but before payment of the issue fee)

Please charge to Deposit Account 08-2025 the sum of \$0.00. At any time during the pendency of this application, please charge any fees required or credit any overpayment to Deposit Account 08-2025 pursuant to 37 CFR 1.25.

(X) Applicant(s) submit herewith Form PTO 1449 - Information Disclosure Citation together with copies, of patents, publications or other information of which applicant(s) are aware, which applicant(s) believe(s) may be material to the examination of this application and for which there may be a duty to disclose in accordance with 37 CFR 1.56.

( ) A concise explanation of the relevance of foreign language patents, foreign language publications and other foreign language information listed on PTO Form 1449, as presently understood by the individuals(s) designated in 37 CFR 1.56 (c) most knowledgeable about the content is given on the attached sheet, or where a foreign language patent is cited in a search report or other action by a foreign patent office in a counterpart foreign application, an English language version of the search report or action which indicates the degree of relevance found by the foreign office is listed on form PTO 1449 and is enclosed herewith.

It is requested that the information disclosed herein be made of record in this application.

Respectfully submitted,

Clinton M. Ramsey

By

Jerry L. Mahurin

Attorney/Agent for Applicant(s)

Reg. No. 34,661

Date: Dec. 12, 2001

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, Washington, D.C. 20231.

Date of Deposit: Dec. 12, 2001

Typed Name: Shelley White


Signature:

Telephone No.: (214) 855-8386

<b>FORM PTO-1449</b>  <b>LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT</b>  (Use several sheets if necessary)	ATTY. DOCKET NO.	APPLICATION NO.	CONFIRMATION NO.
	10002360-1	09/728,135	
	APPLICANT		
	Clinton M. Ramsey		
	FILING DATE	GROUP	
	Nov. 30, 2000		

**REFERENCE DESIGNATION U.S. PATENT DOCUMENTS**

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS
CROR	1A	5,956,476	Sep. 21, 1999	Ranson et al.	395	183.06
CROR	1B	6,018,623	Jan. 25, 2000	Chang et al.	395	500.07
	1C					
	1D					
	1E					
	1F					
	1G					
	1H					
	1I					
	1J					
	1K					



**RECEIVED**

JAN 08 2002

Technology Center

**FOREIGN PATENT DOCUMENTS**

		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	TRANSLATION	
							YES	NO
	1L							
	1M							
	1N							
	1O							
	1P							

**OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)**

CROR	1Q	"Statistical Modeling for Efficient Parametric Yield Estimation of MOS VLSI Circuits" Paul Cox et al., IEEE Trans. Electron. Devices, Vol. ED-32 No. 2, pp. 471-478, 1985
	1R	
	1S	

EXAMINER

DATE CONSIDERED